Title:
LAMINATED IMPEDANCE ELEMENT AND ITS MANUFACTURING METHOD
Document Type and Number:
Japanese Patent JP2003338412
Kind Code:
A
Abstract:
To provide a highly reliable laminated impedance element and to provide a method of manufacturing the element.
In the laminated impedance element, the surface of a magnetic layer is coated with a material of the same kind as that of the material of a magnetic ceramic layer. The surface of the magnetic layer 1 and pores or minute defects 2 on the surface of the magnetic layer 1 are coated with a plated layer 3 formed on the surface of the magnetic layer 1 to fill the pores or defects 2 by using a material of the same kind as that of the material of the magnetic ceramic layer by performing a ferrite plating method in an aqueous solution.
Inventors:
TAKAHATA OKIKUNI
CHIBA TATSUYA
KONDO KOICHI
YOSHIDA EIKICHI
CHIBA TATSUYA
KONDO KOICHI
YOSHIDA EIKICHI
Application Number:
JP2002147503A
Publication Date:
November 28, 2003
Filing Date:
May 22, 2002
Export Citation:
Assignee:
NEC TOKIN CORP
International Classes:
H01F17/04; H01F17/00; (IPC1-7): H01F17/04; H01F17/00
Previous Patent: LAMINATED CHIP INDUCTOR AND ITS MANUFACTURING METHOD
Next Patent: POWER DOUBLER TRANSFORMER
Next Patent: POWER DOUBLER TRANSFORMER