Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
LOAD CONTROLLER
Document Type and Number:
Japanese Patent JPS62290914
Kind Code:
A
Abstract:
PURPOSE:To completely prevent the malfunction of a logic control circuit by using a simultaneous operation inhibiting circuit, a malfunction preventing circuit and a gate circuit to form an interface circuit. CONSTITUTION:In an interface circuit 54, a simultaneous operation inhibiting circuit 55 which receives the operating signals from operating switches 48-52 has five output lines L1-L5 corresponding in 1:1 to the switches 48-52 respectively. Then the circuit 55 delivers the operating signal only to an output line corresponding to the operating switch operated first among those switches 48-52. A malfunction preventing circuit 56 which prevents the malfunctions due to the chattering of switches 48-52 and external noises is connected with an OR circuit 57, a 4-bit shift register 58, an inverter 59 and an AND circuit 60. A gate circuit 62 transmits the operating signals received from output lines L1-L5 only in an output mode of a permission signal Sp and applies those signals to an input port P1 of a logic control circuit 53 through output terminals of AND circuits 63-67.

Inventors:
MATSUO KATSUHARU
Application Number:
JP13426386A
Publication Date:
December 17, 1987
Filing Date:
June 10, 1986
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
TOSHIBA CORP
International Classes:
G05B9/02; G05D9/02; (IPC1-7): G05D9/02
Domestic Patent References:
JPS4912747A1974-02-04
JPS58101302A1983-06-16
JPS60181801A1985-09-17
JP60164202B
Attorney, Agent or Firm:
Tsuyoshi Sato