Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
MAIN MEMORY DATA WRITE CONTROL METHOD
Document Type and Number:
Japanese Patent JPH05143449
Kind Code:
A
Abstract:

PURPOSE: To accelerate following access request processings concerning the main memory data write control method to be executed when a store instruction is issued.

CONSTITUTION: A central processing unit(CPU) 1 retrieves whether the data of a write object are stored in a cache 22a according to a preceding pipelined processing or not, the write request of write data is issued to a main storage device 3 according to a following pipelined processing and when it is judged that the data of the write object are held, the write data are written in the cache 22a in this main memory data write control method. When it is judged that the data of the write object are held in the cache 22a according to the preceding pipelined processing, the access request to the following cache 22a is inhibited and processed so as to start the execution of the following pipelined processing. On the other hand, when it is judged that the data are not held, while permitting the following access request, it is processed to start the execution of the following pipelined processing.


More Like This:
Inventors:
YAMAGUCHI KAZUE
OSONE HIDEKI
Application Number:
JP30645891A
Publication Date:
June 11, 1993
Filing Date:
November 22, 1991
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
FUJITSU LTD
International Classes:
G06F9/38; G06F12/00; G06F12/08; (IPC1-7): G06F9/38; G06F12/00; G06F12/08
Domestic Patent References:
JPH01318119A1989-12-22
JPS61165136A1986-07-25
JPS59213084A1984-12-01
Attorney, Agent or Firm:
Hiroshi Morita (1 person outside)



 
Previous Patent: JPS5143448

Next Patent: JPS5143450