To reduce the number of comparison processing times, to raise the frequency of a pulse that is an object to be counted and to increase the number of target values to be counted by comparing lower order parts with each other, when the higher order part of a counted value by a counter matches with the higher order part of a target value.
A counter counts the number of pulse signals that are given externally. When all the higher order part in a 1st target value coincide with the higher order part in a counted value by the counter, a CPU stores the value of a least significant block (LL part) of the target value in the column of comparison value of a memory. The remaining target values are also subjected to similar processing. When all the higher order part in the target value matches with the higher order part in the counted value by the counter, the LL part of the target value is compared with the LL part of the counted value by the counter and when they matched, processing that corresponds to the target value is carried out.
TOKUMA HIDETO
Next Patent: REFERENCE FREQUENCY/TIMING GENERATING DEVICE