Title:
METHOD AND DEVICE FOR MONITORING CPU ABNORMALITY
Document Type and Number:
Japanese Patent JP3833405
Kind Code:
B2
Abstract:
PROBLEM TO BE SOLVED: To provide CPU abnormality monitoring method and device capable of realizing monitoring whether or not CPU operation is abnormal with a minimum configuration and also with high reliability.
SOLUTION: When one CPU 1 is decided as abnormal and also the other CPU 2 outputs a specific signal, a logical circuit 4 performing reset of the CPU 1 is provided. When the other CPU 2 monitoring the CPU 1 does not output the specific signal even if the CPU 1 is decided as abnormal, the logical circuit 4 which does not output a reset signal to the CPU 1 is provided.
Inventors:
Kazuya Ikeda
Application Number:
JP37074898A
Publication Date:
October 11, 2006
Filing Date:
December 25, 1998
Export Citation:
Assignee:
Matsushita Electric Industrial Co., Ltd
International Classes:
G05B9/02; G06F15/177; G05B9/03; G05B15/02; G05B23/02; (IPC1-7): G05B9/02; G05B9/03; G05B15/02; G06F15/177; //G05B23/02
Domestic Patent References:
| JP63183254A |
Attorney, Agent or Firm:
Masahiro Kurai
Previous Patent: EMITTER AND MANUFACTURE THEREOF
Next Patent: SUBSTRATE FOR ELECTRIC INSULATION, PREPREG AND PRINTED CIRCUIT BOARD
Next Patent: SUBSTRATE FOR ELECTRIC INSULATION, PREPREG AND PRINTED CIRCUIT BOARD