Title:
METHOD FOR MANUFACTURING FLAT DISPLAY PANEL
Document Type and Number:
Japanese Patent JP3494103
Kind Code:
B2
Abstract:
PROBLEM TO BE SOLVED: To prevent terminals and wiring after exposure in dividing large-sized base material substrates from being damaged by the chips, etc., produced when the substrates are divided in a method for manufacturing a flat display panel for which the manufacturing method for obtaining individual panels by dividing the substrates is adopted and to protect drive circuits from the static electricity that the drive circuit generates in the manufacturing stage.
SOLUTION: When the terminals 4 are exposed by cutting scribing lines A, B and D in the X direction in dividing the large-sized TFT substrate 1 and the counter substrate 2 in the post stage of manufacture, tacky adhesive protective tapes 10A are affixed onto the exposed terminals 4 and thereafter the large-sized TFT substrate 1 and the counter substrate 2 are cut along the scribing lines in the Y direction. If the tacky adhesive layers and base materials of the protective tapes 10A are provided with conductivity and the terminals 4 adjacent to each other are shorted from each other, the drive circuits continuous with the terminals may be protected from the static electricity.
Inventors:
Nobuya Seko
Application Number:
JP2000024369A
Publication Date:
February 03, 2004
Filing Date:
February 01, 2000
Export Citation:
Assignee:
NEC
International Classes:
G09F9/00; G02F1/13; G02F1/1345; (IPC1-7): G09F9/00; G02F1/13; G02F1/1345
Domestic Patent References:
| JP2251817A | ||||
| JP511234A | ||||
| JP11295755A | ||||
| JP1168110A | ||||
| JP5313443A | ||||
| JP58135720U |
Attorney, Agent or Firm:
Masahiko Desk (2 outside)
Previous Patent: METHOD FOR EVALUATING CONCENTRATION OF METAL IMPURITY IN SILICON WAFER
Next Patent: CEILING ATTACHING STRUCTURE OF UNIT ROOM
Next Patent: CEILING ATTACHING STRUCTURE OF UNIT ROOM