PURPOSE: To facilitate complete confirmation by turning one of plural processors to a master (ME), turning the others to slaves (SE), maintaining the SEs in a holding state (SS) by the ME, then turning the ME to the SS as well, then simultaneously releasing the ME and SEs from the SS and executing a synchronization instruction.
CONSTITUTION: When the synchronization instruction is executed by the respective processors PR 18, 20 and 22, the PR 22 which executes the synchronization instruction last is turned to the master device and the PRs 18 and 20 are turned to the slave devices. The PR 22 maintains the PRs 18 and 20 in the holding state for tentatively stopping the execution thereafter of a program instruction PO and turns the PR 22 itself to the holding state as well. When the master device executes the synchronization instruction once, communication is performed with the other slave devices and the execution of an instruction stream is continued. At the time, the horizontal microcode of the respective PRs executes an operation end instruction, the restart time points of the respective PRs are aligned and simultaneously released and the restart of the execution of the PO is made possible simultaneously with it. Thus, it is completely and easily confirmed that a serializing means is made to correctly function.
RIN AREN MAKUMAHON
SHIYAAROTSUTO BENETSUTO METSUT
Next Patent: SKIN-AGING PREVENTING COMPOSITION CONTAINING AT LEAST ONE HMG-COENZYME A REDUCTASE INHIBITOR