Title:
積層セラミック電子部品
Document Type and Number:
Japanese Patent JP5751080
Kind Code:
B2
Abstract:
In a multilayer ceramic electronic component, dummy electrodes are located in margin regions. In a region between an extension line of a side of a facing portion of an internal electrode facing a side surface of an element body and a side of an extending portion of the internal electrode facing the side surface, the dummy electrode is arranged not to extend to the extension line of the side facing the side surface. The dummy electrode includes a plurality of electrode pieces linearly extending in the direction parallel or substantially parallel to the side surface.
More Like This:
| JP3746989 | LAMINATED CAPACITOR |
| WO/2012/108122 | CAPACITOR ARRAY AND METHOD FOR INSTALLING CAPACITOR ARRAY |
| JP2023087620 | MULTILAYER CAPACITOR |
Inventors:
Nishioka Orthodox
Abe Shiro
Tomonori Muraki
Abe Shiro
Tomonori Muraki
Application Number:
JP2011174928A
Publication Date:
July 22, 2015
Filing Date:
August 10, 2011
Export Citation:
Assignee:
MURATA MANUFACTURING CO.,LTD.
International Classes:
H01G4/30; H01G4/232
Domestic Patent References:
| JP2009170873A | ||||
| JP2003031435A | ||||
| JP2005175165A | ||||
| JP2005259982A | ||||
| JP2010091285A | ||||
| JP2033908A | ||||
| JP2005235976A |
Attorney, Agent or Firm:
Masaaki Koshiba