NON-VOLATILE MEMORY - TOSHIBA CORP

Title:

NON-VOLATILE MEMORY

Document Type and Number:

Japanese Patent JP2002150799

Kind Code:

A

Abstract:

To specify a write-in defective bit line.

This memory has a non-volatile memory cell array, an address buffer storing an address externally inputted, a decoder selecting plural non- volatile memory cells from the memory cell array in accordance with an address stored in the address buffer, a data register to which data from the plural non-volatile memory cells selected by the decoder is inputted and outputting these inputted data, plural external control signal input terminals, and data input/output terminals connected to the data register and the address buffer, a command input mode decided in accordance with combination of plural external control signals is permitted, when a register read-command is inputted to the input/output terminal in this command input mode, contents of the address buffer are outputted to the input/output terminal.

More Like This:

JP2000187992	REFRESH CONTROL CIRCUIT FOR ELECTRICALLY REWRITABLE NON- VOLATILE MEMORY
JPH08330456	SEMICONDUCTOR DEVICE AND ITS OPERATION METHOD
JP2013125575	NONVOLATILE SEMICONDUCTOR STORAGE DEVICE, AND OPERATION CONDITION CONTROL METHOD IN NONVOLATILE SEMICONDUCTOR STORAGE DEVICE

Inventors:

NAKAI HIROTO
KATO HIDEO
ASANO MASAMICHI
TOKUSHIGE KAORU
YAMAMURA TOSHIO

Application Number:

JP2001285039A

Publication Date:

May 24, 2002

Filing Date:

December 17, 1992

Export Citation:

Click for automatic bibliography generation Help

Assignee:

TOSHIBA CORP

International Classes:

G11C16/02; G11C29/00; G11C29/12; (IPC1-7): G11C29/00; G11C16/02

Attorney, Agent or Firm:

Kenji Yoshitake (4 others)

Previous Patent: SEMICONDUCTOR MEMORY AND ITS TEST METHOD

Next Patent: MANTLE OF COMBUSTION TYPE LANTERN