Title:
ODD NUMBER FREQUENCY DIVIDER AND 90 DEGREE PHASER SHIFTER USING THE SAME
Document Type and Number:
Japanese Patent JP2002344308
Kind Code:
A
Abstract:
To reduce the power consumption and the circuit scale of an odd number frequency divider having an output signal duty of 1/2.
A plurality of master-slave D flip flops(MSD-FF) are connected in cascade and operated synchronously on the same clock signal CK. A NOR gate generates a NOT-OR signal from the output Q of the master D latch and the output Q of the slave D latch in the final stage MSD-FF, and supplies it to the input of the first stage MSD-FF while the NOR gate output is used as a final output.
Inventors:
HIRANO SHUNSUKE
Application Number:
JP2001149584A
Publication Date:
November 29, 2002
Filing Date:
May 18, 2001
Export Citation:
Assignee:
MATSUSHITA ELECTRIC IND CO LTD
International Classes:
H03K23/00; H03K21/10; H03K23/54; (IPC1-7): H03K23/00
Attorney, Agent or Firm:
Role Masaaki (3 others)
Previous Patent: SINGLE FLUX QUANTUM LOGIC CIRCUIT AND SINGLE FLUX QUANTUM OUTPUT CONVERTER CIRCUIT
Next Patent: PLL CIRCUIT
Next Patent: PLL CIRCUIT