Title:
Parallel bit interleaver
Document Type and Number:
Japanese Patent JP6010209
Kind Code:
B2
Abstract:
A bit interleaving method for interleaving bits of a codeword generated based on a quasi-cyclic low-density parity check coding scheme, including a repeat-accumulate quasi-cyclic low-density parity check coding scheme, the bit interleaving method comprising: a cyclic block permutation step of applying a cyclic block permutation process to a codeword made up of N cyclic blocks each consisting of Q bits, to reorder the cyclic blocks in accordance with a cyclic block permutation rule defining a reordering of the cyclic blocks; a bit permutation step of applying a bit permutation process to the codeword after the cyclic block permutation process, to reorder the bits of the codeword in accordance with a bit permutation rule defining a reordering of the bits; and a dividing step of dividing the codeword after the bit permutation process into a plurality of constellation words, each of the constellation words being made up of M bits, wherein N is a multiple of M, according to the bit permutation rule, MxQ bits of the codeword are written into an M by Q matrix row-by-row and the written MxQ bits of the codeword are read from the M by Q matrix column-by-column.
More Like This:
| JP2000201086 | DATA RECEIVER AND DATA RECEIVING METHOD |
| JP2684031 | Description: Data Decryption Method |
| WO/2002/065647 | APPARATUS AND METHOD FOR GENERATING CODES IN COMMUNICATION SYSTEM |
Inventors:
Petrov Mikhail
Application Number:
JP2015237159A
Publication Date:
October 19, 2016
Filing Date:
December 04, 2015
Export Citation:
Assignee:
Panasonic Corporation
International Classes:
H03M13/27; H03M13/19; H04L27/34
Domestic Patent References:
| JP2008125085A | ||||
| JP5719928B2 |
Foreign References:
| WO2009069628A1 |
Other References:
Final draft ETSI EN 302 755,2010年10月,V1.2.1,pp.1,17,39-43
Frank Kienle et al.,Macro Interleaver Design for Bit Interleaved Coded Modulation with Low-Density Parity-Check Codes,Vehicular Technology Conference, 2008. VTC Spring 2008. IEEE,2008年 5月14日,pp.763-766
Hua Rui et al.,Performance of belief propagation coded modulation with iterative decoding,Communications, Circuits and Systems, 2004. ICCCAS 2004. 2004 International Conference on,2004年 6月29日,Vol.1,pp.71-74
Frank Kienle et al.,Macro Interleaver Design for Bit Interleaved Coded Modulation with Low-Density Parity-Check Codes,Vehicular Technology Conference, 2008. VTC Spring 2008. IEEE,2008年 5月14日,pp.763-766
Hua Rui et al.,Performance of belief propagation coded modulation with iterative decoding,Communications, Circuits and Systems, 2004. ICCCAS 2004. 2004 International Conference on,2004年 6月29日,Vol.1,pp.71-74
Attorney, Agent or Firm:
Patent business corporation Nakajima intellectual property integrated office
Previous Patent: Parallel bit interleaver
Next Patent: OPTICAL MULTIPLEXING AND DEMULTIPLEXING DEVICE
Next Patent: OPTICAL MULTIPLEXING AND DEMULTIPLEXING DEVICE