Title:
PHASE DETECTOR
Document Type and Number:
Japanese Patent JPH1174734
Kind Code:
A
Abstract:
PROBLEM TO BE SOLVED: To provide the phase detector by which an output signal whose spurious signal level is reduced is generated. SOLUTION: The phase detector generates a phase difference signal in response to a phase difference of two applied input signals. The detector has a lead/lag indicator 29 that receives an input signal and a logic block 26 receiving the input signal. The logic block 26 produces an output signal in response to a time delay between corresponding amplitude transition such as respective leading edges of the input signal. The lead/lag indicator 29 records which phase of the two input signals is led and generates an enable signal to lead the output signal from the logic block 26 to one or the other of two output terminals of the phase detector.
More Like This:
Inventors:
PATTERSON JEFFERY S
Application Number:
JP20011498A
Publication Date:
March 16, 1999
Filing Date:
July 15, 1998
Export Citation:
Assignee:
HEWLETT PACKARD CO
International Classes:
G01R25/00; H03D13/00; H03L7/089; (IPC1-7): H03D13/00; H03L7/089
Attorney, Agent or Firm:
Hideo Ueno
Previous Patent: FORMATION OF TEMPORARY DRAINAGE FOR ROAD CONSTRUCTION
Next Patent: CONSTRUCTION OF FRAMEWORK MEMBER IN PRECAST RC FRAMEWORK STRUCTURE
Next Patent: CONSTRUCTION OF FRAMEWORK MEMBER IN PRECAST RC FRAMEWORK STRUCTURE