PHASE DIFFERENCE MONITORING CIRCUIT

Title:

PHASE DIFFERENCE MONITORING CIRCUIT

Document Type and Number:

Japanese Patent JPH11266237

Kind Code:

A

Abstract:

To provide a phase difference monitoring circuit, capable of reducing a circuit scale on condition that the phase difference of a present device frame pulse and a reception frame pulse is not so large.

This phase difference monitoring circuit for receiving a first frame pulse and a second frame pulse, counting the phase difference by the number of clocks and outputting it is provided with a phase difference counter 12 for performing counting only for a phase difference monitoring range and a decoder 13 for decoding the output of the phase difference counter 12 and outputting signals regarding polarity. The output of the phase difference counter 12 is outputted as phase difference signals, and the output of the decoder 13 is outputted as polarity signals.

Inventors:

SUKEGAWA SEI
ONO YASUHIRO
KOSHIKAWA JOTARO

Application Number:

JP6820198A

Publication Date:

September 28, 1999

Filing Date:

March 18, 1998

Export Citation:

Click for automatic bibliography generation Help

Assignee:

FUJITSU LTD

International Classes:

G01R25/08; H04L7/00; (IPC1-7): H04L7/00; G01R25/08

Attorney, Agent or Firm:

Fujishima Ijima (1 outside)

Previous Patent: BIT ERROR RATE MEASUREMENT METHOD AND DEVICE THEREOF

Next Patent: SIGNAL INTERRUPTION-RESTORATION DETECTION CIRCUIT