Title:
PLURAL-OS SIMULATION METHOD
Document Type and Number:
Japanese Patent JPH08123696
Kind Code:
A
Abstract:
PURPOSE: To provide the simulation method for plural OSs which can perform the simulation of a guest OS for a CISC machine on a RISC machine.
CONSTITUTION: This simulation method for plural OSs performs the simulation of a user program for the guest OS of a guest machine connected to a host machine which executes a host OS through an input/output control bus; and user programs 33 to 35 which run with instructions converted by the guest OS 36 are positioned on the host OS 40 through an OS converting program 37, and the user programs 38 and 39 are simulated on the host OS 40 through the OS converting program 37.
Inventors:
YAMANO SHUICHI
Application Number:
JP25540794A
Publication Date:
May 17, 1996
Filing Date:
October 20, 1994
Export Citation:
Assignee:
HITACHI LTD
International Classes:
G06F9/455; (IPC1-7): G06F9/455
Attorney, Agent or Firm:
Masami Akimoto
Previous Patent: TRANSLATION METHOD FOR COMPUTER PROGRAM LANGUAGE
Next Patent: EMULATION SPEEDING-UP SYSTEM
Next Patent: EMULATION SPEEDING-UP SYSTEM