Title:
POWER CONTROLLER FOR DIGITAL ELECTRONIC EQUIPMENT, PORCESSOR EQUIPPED WITH THE POWER CONTROLLER AND POWER MANAGING SYSTEM FOR DIGITAL ELECTRONIC EQUIPMENT PROVIDED WITH THE PROCESSOR
Document Type and Number:
Japanese Patent JP3237926
Kind Code:
B2
Abstract:
PURPOSE: To reduce the energy consumption of the entire system and to obtain the device having the high degree of freedom by controlling the power of a digital electronic equipment by a logical system means.
CONSTITUTION: A coded power management instruction stored in a ROM 10 as a storing means is extracted and stored by a control instruction control register 13 according to the designation of an address counter 12. A control instruction decoder 14 is connected to the control instruction control register 13, decodes the power management instruction and outputs a control signal. Plural register groups 15 are connected to the control instruction decoder 14, store and process the power management instruction decoded by the control instruction decoder 14. Since the logical system means controls the power of the digital electronic equipment, the energy consumption of the entire system is reduced, and the device having the high degree of freedom can be obtained.
Inventors:
Yukihiro Yoshida
Application Number:
JP29311192A
Publication Date:
December 10, 2001
Filing Date:
October 30, 1992
Export Citation:
Assignee:
Sharp Corporation
International Classes:
G06F1/26; G06F1/32; (IPC1-7): G06F1/26; G06F1/32
Domestic Patent References:
| JP62145458A | ||||
| JP5862720A | ||||
| JP63180117A | ||||
| JP3219318A |
Attorney, Agent or Firm:
Takaya Koike (1 person outside)
Previous Patent: Table for processing machine
Next Patent: JOYSTICK MECHANISM FOR OPHTHALMOLOGIC APPARATUS
Next Patent: JOYSTICK MECHANISM FOR OPHTHALMOLOGIC APPARATUS