Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
PREPREG, SUBSTRATE AND SEMICONDUCTOR DEVICE
Document Type and Number:
Japanese Patent JP2011099104
Kind Code:
A
Abstract:

To provide a prepreg which can meet a demand for thickness reduction and which allows an amount of a resin composition to be set appropriately depending on a circuit pattern; and to provide a substrate and a semiconductor device having the prepreg.

The prepreg 10 has a fiber base material 1 comprising a glass fiber, a first resin layer 21 located on one side of the fiber base material 1, and a second resin layer 22 located on another side of the fiber base material 1. The first resin layer 21 and the second resin layer 22 have the same composition or different resin material 2, the thickness of the first resin layer 21 is thicker than that of the second resin layer 22. A thermal expansion coefficient of the prepreg 10 in a plane direction is 12 ppm or less.


Inventors:
HOZUMI TAKESHI
BABA TAKAYUKI
YUASA MADOKA
Application Number:
JP2010272038A
Publication Date:
May 19, 2011
Filing Date:
December 06, 2010
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
SUMITOMO BAKELITE CO
International Classes:
C08J5/24; B32B17/04; C08K3/00; C08L79/04; H05K1/03
Domestic Patent References:
JP2003340952A2003-12-02
JPH1034649A1998-02-10
JPH09202834A1997-08-05
JPH07216111A1995-08-15
JP2004277671A2004-10-07
Foreign References:
WO2004027136A12004-04-01
Attorney, Agent or Firm:
Tatsuya Masuda
Kazuo Asahi