To provide a programmable logic switch that prevents a malfunction in a small chip area.
According to an embodiment, the programmable logic switch includes: a first nonvolatile memory having a first terminal connected to first wiring to receive a first control signal, a second terminal connected to second wiring to input a first signal, and a third terminal connected to third wiring to output a signal; a second nonvolatile memory having a fourth terminal connected to the first wiring to receive the first control signal, a fifth terminal connected to fourth wiring to input a second signal, and a sixth terminal connected to the third wiring to output a signal; and at least one transistor connected to the third wiring. Every transistor connected to the third wiring is connected to the third wiring at a gate electrode.
TATSUMURA KOSUKE
MATSUMOTO MARI
YASUDA SHINICHI
ODA MASATO
KUSAI HARUKA
SAKUMA KIWAMU
JP2006236560A | 2006-09-07 | |||
JP2000138351A | 2000-05-16 | |||
JP2003198361A | 2003-07-11 | |||
JPH11345496A | 1999-12-14 | |||
JP2005303990A | 2005-10-27 | |||
JP2006236560A | 2006-09-07 | |||
JP2000138351A | 2000-05-16 |