Title:
RADAR INTERFERENCE WAVE ELIMINATION DEVICE
Document Type and Number:
Japanese Patent JP2773550
Kind Code:
B2
Abstract:
PURPOSE: To eliminate radar interference wave properly without being affected by deterioration in adaptive following characteristics of a digital transmission signal for eliminating interference wave when a radar wave where a CW wave signal is pulse-modulated interferes with digital transmission.
CONSTITUTION: In the title device with front and rear filters which are criterion feedback type equalizers, arbitrary taps of the front filter are correlated by a correlator 110, a tap correction circuit 111 corrects the tap coefficient of the front and rear filters by an adaptive algorithm when an amplitude η of the correlation value is equal to or more than a threshold γ and interrupts correction by the adaptive algorithm and then retains the tap coefficient before interruption when the amplitude η of the correlation value is smaller than γ. Adaptive following characteristics due to interruption of radar pulse do not deteriorate owing to a system without any interruption of tap correction even if the radar pulse period is higher than the adaptive speed of the criterion feedback type equalizers, thus eliminating the pulse-modulated radar interference wave whose D/U ratio is inverted.
More Like This:
JP4564418 | Radar device |
WO/2001/094975 | SYSTEM AND METHOD FOR DETECTION AND TRACKING OF TARGETS |
Inventors:
Ichiro Tsujimoto
Application Number:
JP17393192A
Publication Date:
July 09, 1998
Filing Date:
July 01, 1992
Export Citation:
Assignee:
NEC
International Classes:
G01S7/295; G01S7/285; G01S7/36; H03H17/00; H03H17/02; H03H21/00; H04B7/005; (IPC1-7): G01S7/36; G01S7/285; H03H17/02; H04B7/005
Domestic Patent References:
JP595298A | ||||
JP6367811A | ||||
JP3284014A | ||||
JP3284012A | ||||
JP831820B2 |
Other References:
L.LI AND L.B.MILSTEIN,”REJECTION OF CW INTERFERENCE IN QPSK SYSTEMS USING DECISION−FEEDBACK FILTERS”,IEEE TRANS. COMMUN. VOL.COM−31,NO.4,PP.473−483,APR.1983
Attorney, Agent or Firm:
Naoki Kyomoto (2 outside)
Previous Patent: VESSEL FOR SEMICONDUCTOR DEVICE
Next Patent: CHARGE AMOUNT CONTROL CIRCUIT TO CHARGE PIEZOELECTRIC ELEMENT
Next Patent: CHARGE AMOUNT CONTROL CIRCUIT TO CHARGE PIEZOELECTRIC ELEMENT