To provide a reflective mask that removes reflection of light of EUV and DUV regions from a mask region corresponding to a boundary region of a chip to be multiple exposure on a semiconductor substrate, and a method of manufacturing the reflective mask.
There is provided a reflective mask for exposure that has a multi-layered reflective layer, a protective layer, and an absorptive layer laminated in this order on one surface of a substrate and also having a conductor layer formed on the other surface. The absorptive layer is partially etched away to form a circuit pattern portion, and the absorptive layer, protective layer, and multi-layered reflective layer are etched away to form a light shield frame portion on which the surface of the substrate is exposed at an outer periphery of the circuit pattern portion. A part of the substrate is removed to form a space at a bottom portion of the light shield frame portion, the space being sectioned in a V shape (an isosceles triangle shape having its vertex angle at a deepest portion on a substrate side) or in a wedge shape (a right-angled triangle shape having its oblique side on the substrate side).
FUKUGAMI NORIHITO
JPH08213303A | 1996-08-20 | |||
JP2003338461A | 2003-11-28 | |||
JP2004104118A | 2004-04-02 | |||
JP2002122981A | 2002-04-26 | |||
JP2012049489A | 2012-03-08 | |||
JP2007273651A | 2007-10-18 | |||
JPS5532017U | 1980-03-01 | |||
JP2009141223A | 2009-06-25 |
WO2009136564A1 | 2009-11-12 |
Next Patent: WIRING BOARD AND MANUFACTURING METHOD THEREOF