RESET SIGNAL OUTPUT CIRCUIT AND SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE

Title:

RESET SIGNAL OUTPUT CIRCUIT AND SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE

Document Type and Number:

Japanese Patent JPH07115356

Kind Code:

A

Abstract:

PURPOSE: To quickly and surely reset a logic circuit consisting of an IIL element.

CONSTITUTION: A logic circuit 3 is provided with ILL assemblies 4a, 4b and 4c each consisting of plural IIL elements. Also, to any of IIL assemblies 4a, 4b and 4c, an injector circuit Iinj is supplied from an injector current source 2 through a wiring 5. In the IIL element that the injector current requires most much time to reach a prescribed value, a monitor element 6 is formed, and when the injector current supplied to its injector current input terminal 9 reaches the prescribed value, the potential of an output terminal 10 and a reset signal input terminal 7 falls. In such a way, reset is applied simultaneously with the IIL element that the injector current requires most much time to reach the prescribed value.

Inventors:

KASHIMOTO KOJI

Application Number:

JP26020093A

Publication Date:

May 02, 1995

Filing Date:

October 18, 1993

Export Citation:

Click for automatic bibliography generation Help

Assignee:

MITSUBISHI ELECTRIC CORP

International Classes:

H01L21/822; H01L21/8234; H01L27/02; H01L27/04; H01L27/088; H03K17/22; H03K19/091; (IPC1-7): H03K17/22; H01L21/822; H01L21/8234; H01L27/04; H01L27/088; H03K19/091

Attorney, Agent or Firm:

Takada Mamoru

Previous Patent: signal detector, receiver, program

Next Patent: 樹脂成形型の製作方法