Title:
Self reference interference device
Document Type and Number:
Japanese Patent JP6016132
Kind Code:
B2
Inventors:
Kenichi Natsu
Atsushi Ishizawa
Nishikawa Tadashi
Atsushi Ishizawa
Nishikawa Tadashi
Application Number:
JP2014031320A
Publication Date:
October 26, 2016
Filing Date:
February 21, 2014
Export Citation:
Assignee:
Nippon Telegraph and Telephone Corporation
Tokyo Denki University
Tokyo Denki University
International Classes:
G02F1/377
Domestic Patent References:
| JP2009116242A | ||||
| JP2011257559A | ||||
| JP2013526726A |
Foreign References:
| WO2006006701A1 |
Other References:
K. Hitachi, et al.,Carrier-envelope offset locking with a 2f-to-3f self-referencing interferometer using a dual-pitch PPLN ridge waveguide,Optics Express,2014年 1月27日,Vol.22, No.2,pp.1629-1635
Attorney, Agent or Firm:
Masaki Yamakawa
Shigeki Yamakawa
Yuzo Koike
Shigeki Yamakawa
Yuzo Koike
Previous Patent: Piezo-electricity type electroacoustic transduction device
Next Patent: ELECTRONIC GROUND SYSTEM FOR POWER DISTRIBUTION SYSTEM
Next Patent: ELECTRONIC GROUND SYSTEM FOR POWER DISTRIBUTION SYSTEM