To reduce power consumption of a semiconductor device having a wireless communication function, and to increase a communication distance.
The semiconductor device includes a memory part, a logic part, and a plurality of signal lines electrically connecting the memory part and the logic part. In a case where a transfer rate between the semiconductor device and a communication device is α [bps], a first clock frequency generated in the logic part is Kα [Hz] (K is an integer of 1 or more), the number of reading signal lines of a plurality of signal lines is n (n is an integer of 2 or more), and a second clock frequency generated in the logic part is Lα/n [Hz] (L is an integer satisfying L/n<K), data stored in the memory part is read to the logic part through n reading signal lines by use of the second clock frequency Lα/n [Hz].
ATAMI TOMOAKI
YONEDA SEIICHI
TAKAHASHI YASUYUKI
KATO KIYOSHI
| JPH05266272A | 1993-10-15 | |||
| JPH0991397A | 1997-04-04 | |||
| JP2007200521A | 2007-08-09 |
Next Patent: INTEGRATED UNIFIED THREAT MANAGEMENT FOR PROCESS CONTROL SYSTEM