To provide a semiconductor device inspection method for highly reliably managing rewriting times in a test process concerning each semiconductor device, and to provide the semiconductor device.
The method inspects an IC chip having a memory circuit 23 which rewrites data, and includes: a process for preparing a main storage area 31 used by a user and a storage area 33 for a test in the memory circuit 23, and performing a data rewriting test with respect to the main storage area 31; and a process for recording times of the actually performed data rewriting with respect to the main storage area 31 in the process for performing the rewriting test in the storage area 33 for the test. By the method, times of the data rewriting actually performed in the test process before delivery are correctly managed concerning each IC chip.
JP2007042155A | 2007-02-15 | |||
JP2002133887A | 2002-05-10 | |||
JP2007058974A | 2007-03-08 |
Osamu Suzawa
Kazuhiko Miyasaka
Next Patent: ANNEALING DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR LAYER