Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
SEMICONDUCTOR DEVICE AND MANUFACTURE THEREOF
Document Type and Number:
Japanese Patent JP3532788
Kind Code:
B2
Abstract:

PROBLEM TO BE SOLVED: To shorten wiring length, and to achieve straight wiring by forming a conductor layer corresponding to connection wiring on the junction surface of one of a plurality of semiconductor substrates, and by mutually connecting the connection wiring being formed on each semiconductor substrate.
SOLUTION: On a pair of semiconductor substrates 1 and 2, where a semiconductor element is mounted, wring layers 3 and 4 that are the wiring of each semiconductor element are formed, and through-holes 5 and 6 used as connection wiring being formed in a hole part are electrically interlocked to the wiring layers 3 and 4. Also, one each of the semiconductor substrates 1 and 2, insulating layers 7 and 8 are each laminate molded, and each of the through-hole wirings 5 and 6 is formed by filling a conductive material into through-holes 14 and 15 provided in the insulating layers 7 and 8. Furthermore, on each of the insulating layers 7 and 8, connection wiring layer 9 and 10 made of a conductive metal or the like is laminate molded.


Inventors:
Suga, Tadatomo
Application Number:
JP10597099A
Publication Date:
May 31, 2004
Filing Date:
April 13, 1999
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
Suga, Tadatomo
SONY CORP
FUJITSU LTD
OKI ELECTRIC IND CO LTD
SANYO ELECTRIC CO LTD
SHARP CORP
TOSHIBA CORP
NEC CORP
HITACHI LTD
MATSUSHITA ELECTRONICS INDUSTRY CORP
MITSUBISHI ELECTRIC CORP
ROHM CO LTD
International Classes:
H01L27/04; H01L21/02; H01L21/3205; H01L21/768; H01L23/52; H01L23/552; H01L23/58; H01L27/00; (IPC1-7): H01L21/768; H01L21/02; H01L21/3205; H01L27/00
Attorney, Agent or Firm:
伊賀 誠司 (外2名)
小池 晃 (外1名)
小池 晃 (外2名)