Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
SEMICONDUCTOR DEVICE AND METHOD OF FORMING INTERCONNECTION OR ELECTRODE OF SEMICONDUCTOR DEVICE
Document Type and Number:
Japanese Patent JP2008258311
Kind Code:
A
Abstract:

To provide a method of forming an electrode or interconnection suitable for a semiconductor device which operates in a high-temperature environment, and to provide a semiconductor device having the electrode or interconnection.

An interlayer insulation film 12 is formed on a substrate plane 10a of a semiconductor substrate 10 in such a manner as to cover lower layer interconnections 11, and interconnection trenches 13 are formed in the interlayer insulation film 12. Then, a metal film 14 is so formed as to cover the surface of the interlayer insulation film 12, the internal walls of the interconnection trenches 13, and the lower layer interconnections 11 by sputtering, CVD, or the like. Thereafter, oxidizing treatment is performed using oxygen plasma to oxidize the metal film 14, turning it into a barrier layer 15. Thus, a barrier layer 15 which is chemically stable even in a high-temperature usage environment at a temperature exceeding 200C and effectively works as a barrier layer can be interposed between Cu interconnections 18 and the interlayer insulation film 12, and thereby diffusion of Cu, which is a material of the interconnections, into the interlayer insulation film 12 can be prevented.


Inventors:
AKAMATSU KAZUO
EGUCHI KOJI
Application Number:
JP2007097369A
Publication Date:
October 23, 2008
Filing Date:
April 03, 2007
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
DENSO CORP
International Classes:
H01L21/3205; H01L23/52
Domestic Patent References:
JP2007059734A2007-03-08
JPH04192527A1992-07-10
JPH0335524A1991-02-15
JP2006005325A2006-01-05
JP2006229207A2006-08-31
JP2000269213A2000-09-29
JPH06163541A1994-06-10
JPH0697164A1994-04-08
Attorney, Agent or Firm:
Akito Tashita