To improve characteristics of a semiconductor device.
The semiconductor device comprises: a silicon substrate 1 whose plane orientation is (110); and a p-channel type field effect transistor formed in a p-MIS region 1B. The p-channel type field effect transistor comprises: a gate electrode GE2 arranged with a gate insulating film 3 interposed therebetween; and a source-drain region arranged inside a trench g2 provided in the silicon substrate 1 at both sides of the gate electrode GE2, and formed of SiGe having a larger lattice constant than that of Si. The trench g2 comprises: a first inclined plane whose plane orientation is (100); and a second inclined plane whose plane orientation crossing with the first inclined plane is (100), at a sidewall part positioned on the gate electrode GE2 side. According to the structure, an angle formed by the (110) plane and the (100) plane of the substrate is 45°, and the first inclined plane is formed in a relatively acute angle, thereby a compressive strain can be applied to a channel region of the p-channel type MISFET effectively.
JPH09326441 | SEMICONDUCTOR DEVICE |
JP2585664 | [Title of Invention] Semiconductor device |
JPH05110104 | THIN FILM TRANSISTOR |
JP2009043938A | 2009-02-26 | |||
JP2013511159A | 2013-03-28 | |||
JP2008218797A | 2008-09-18 | |||
JP2007294780A | 2007-11-08 | |||
JP2009026795A | 2009-02-05 | |||
JP2009016866A | 2009-01-22 |
US20080237634A1 | 2008-10-02 |
Atsushi Sugada
Akiko Tsutsui
Toru Nakahara
Tetsuya Sakaji