Title:
SEMICONDUCTOR INTEGRATED CIRCUIT
Document Type and Number:
Japanese Patent JPS61190958
Kind Code:
A
Abstract:
PURPOSE:To avoid power consumption in a circuit block not used by separating the supply of a VDD power supply to several circuit block and interrupting the supply of the VDD power supply to the circuit block not used. CONSTITUTION:A main line power supply line 4 crosses with guy power supply lines 6 in each circuit block 1, and switches 5 are fitted at crossing sections. Floating gate structure may be used or a fuse, etc. employed as the switches. The switches need not be mounted only in the circuit blocks, and the main line power supply line is not always set up on a circuit block region. A plurality of the guy power supply lines may be fitted in the same circuit block through a plurality of the switches, and the guy power supply lines may be joined at that time. Accordingly, the switches are mounted to the power supply lines, and the supply of a power supply to sections not employed is interrupted, thus reducing power consumption.
Inventors:
HATANAKA NAOYUKI
Application Number:
JP3029785A
Publication Date:
August 25, 1986
Filing Date:
February 20, 1985
Export Citation:
Assignee:
TOSHIBA CORP
International Classes:
H01L27/10; G06F1/32; H01L21/82; H01L27/118; (IPC1-7): G06F1/00; H01L27/10
Attorney, Agent or Firm:
Noriyuki Noriyuki
Previous Patent: MANUFACTURE OF SEMICONDUCTOR DEVICE
Next Patent: FORMING METHOD FOR MULTILAYER INTERCONNECTION
Next Patent: FORMING METHOD FOR MULTILAYER INTERCONNECTION