SEMICONDUCTOR MEMORY DEVICE

Japanese Patent JP2014149669

A

PROBLEM TO BE SOLVED: To provide a semiconductor memory device capable of reducing power consumption.SOLUTION: A semiconductor memory device of an embodiment includes: first and second semiconductor chips each of which includes a memory controller, a semiconductor chip identification circuit, a first command register, a control unit, a chip selection circuit, a control signal input circuit, and an I/O selection circuit. The memory controller is connected to the first and second semiconductor chips through first and second wirings, respectively. The memory controller is also connected to the first and second semiconductor chips through third and fourth wirings, respectively. The memory controller transmits a chip selection signal through the third and fourth wirings so as to simultaneously select the first and second semiconductor chips, and then transmits a command through the second wiring. The first and second semiconductor chips perform transfer to the memory controller at one time by selectively using the second wiring on the basis of the semiconductor chip identification circuit.

JPS5587259	MEMORY UNIT
JPH0736780	METHOD AND DEVICE FOR STORING BLOCK DATA
JP4917198	Control device and programming method of control device

OKUNO TAKANOBU

JP2013017901A

August 21, 2014

January 31, 2013

Click for automatic bibliography generation  

TOSHIBA CORP

G06F12/06; G06F12/00; G11C16/06

JPH08171623A	1996-07-02
JP2010507148A	2010-03-04
JP2003187593A	2003-07-04

US20080089138A1	2008-04-17
US20030133338A1	2003-07-17

Yasutaka Fujiwara
Nogi Niihari
Takuya Takahashi
Kumiko Kuroda
Kumagaya 靖
Onishi Kuniyuki
Takashi Ishikawa

Previous Patent: SIGHT LINE DETECTION DEVICE

Next Patent: DETERMINATION DEVICE, DETERMINATION METHOD, AND DETERMINATION PROGRAM