Title:
シリアル周辺インタフェースマスタ
Document Type and Number:
Japanese Patent JP6956219
Kind Code:
B2
Abstract:
A Serial Peripheral Interface (SPI) master (110) and method therein for transferring data to a peripheral device in a data communication and processing system (100) are disclosed. The SPI master (110) comprises a memory (111) comprising a list of packets, each packet comprises data associated with a time parameter indicating at which time the data is to be transferred to the peripheral device. The time parameter is configurable. The SPI master further comprises a serial transmit and receive unit (112) to transfer the data in the list at a time according to the time parameter associated with the data.
More Like This:
| JP2000134062 | FILTER CIRCUIT AND TRANSMISSION CABLE PROVIDED WITH IT |
| WO/2013/062330 | SECURE ERROR DETECTION AND SYNCHRONOUS DATA TAGGING FOR HIGH-SPEED DATA TRANSFER |
| WO/2007/125472 | DATA PROCESSING APPARATUS |
Inventors:
Pale Zander
Johann Wennasten
Johann Wennasten
Application Number:
JP2020043755A
Publication Date:
November 02, 2021
Filing Date:
March 13, 2020
Export Citation:
Assignee:
Axis Arb
International Classes:
G06F13/38; H04L49/901
Domestic Patent References:
| JP2011527146A | ||||
| JP2007060727A | ||||
| JP2009055230A | ||||
| JP2011028445A |
Foreign References:
| US20150156128 |
Attorney, Agent or Firm:
Haruo Hamada