Title:
SERIALIZER
Document Type and Number:
Japanese Patent JP2009260961
Kind Code:
A
Abstract:
To provide a serializing method which provides sufficient serialization quality at low power even if data rates of serial communication networks become higher.
A first stage configured to convert m-bit-wide parallel data into n-bit-wide parallel data includes a memory unit configured to store the m-bit-wide parallel data in response to a timing signal and a first multiplexer configured to output the n-bit-wide parallel data in response to a frequency-multiplied derivative of the timing signal, and a current mode logic (CML) multiplexer stage is included that is configured to perform conversion into serial data on successive transitions of (n) pieces of phase-shifted versions of the frequency-multiplied derivatives of the timing signal.
Inventors:
PADAPARAMBIL MURALIKUMAR A
Application Number:
JP2009091796A
Publication Date:
November 05, 2009
Filing Date:
April 06, 2009
Export Citation:
Assignee:
SEIKO EPSON CORP
International Classes:
H03M9/00
Domestic Patent References:
JP2001203585A | 2001-07-27 | |||
JP2001320280A | 2001-11-16 | |||
JP2002152053A | 2002-05-24 | |||
JP2003133931A | 2003-05-09 |
Attorney, Agent or Firm:
Masahiko Ueyanagi
Osamu Suzawa
Kazuhiko Miyasaka
Osamu Suzawa
Kazuhiko Miyasaka
Previous Patent: MOBILE TERMINAL DEVICE AND METHOD OF LINKING PLAYLIST
Next Patent: METHOD AND COMMUNICATION APPARATUS FOR HANDLING HANDOVER PROCEDURE
Next Patent: METHOD AND COMMUNICATION APPARATUS FOR HANDLING HANDOVER PROCEDURE