Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
同期プロセッサのためのシャーディング
Document Type and Number:
Japanese Patent JP7423757
Kind Code:
B2
Abstract:
Methods, systems, and apparatus, including computer programs encoded on computer storage media, for sharding dataflow graphs for a device having multiple synchronous tiles. One of the methods includes receiving a representation of a dataflow graph comprising a plurality of nodes that each represent respective matrix operations to be performed by a device having a plurality synchronous tiles. Candidate allocations of respective portions of the dataflow graph to each tile of the plurality of synchronous tiles are evaluated according to one or more resource constraints of the device. One of the candidate allocations is selected based on evaluating each candidate allocation.

Inventors:
Reiner Pope
Hermann Schmidt
Michal Allen Gunther
Application Number:
JP2022511309A
Publication Date:
January 29, 2024
Filing Date:
August 20, 2020
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
Google LLC
International Classes:
G06F9/50; G06F15/173
Domestic Patent References:
JP2012248114A
JP2009151645A
Foreign References:
WO2018193370A1
WO2018185765A1
Attorney, Agent or Firm:
Yasuhiko Murayama
Shinya Mihiro
Tatsuhiko Abe