Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
SIGNAL AMPLIFIER
Document Type and Number:
Japanese Patent JP2003110376
Kind Code:
A
Abstract:

To correct distortions generated in an amplifier.

A signal amplifier is provided with a delta-sigma modulating means, pulse width modulating (PWM) means, amplifying means, rise detection means, fall detection means, calculating means and adding means. The PWM means applies PWM to a signal S1, outputted from the delta-sigma modulating means. The amplifying means amplifies a signal S2, which is subjected to the PWM into a signal S3 having a prescribed size. The rise detection means compares the signal S2 with the signal S3, to detect the difference in rise between the signals S2 and S3. The fall detection means compares the signal S2 with the signal S3, to detect the difference in fall between the signals S2 and S3. The calculating means calculates the distortion amount generated, depending on characteristics of a circuit connected a stage following to the amplifying means, on the basis of the differential in rise detected by the rise detection means and the differential in fall detected by the fall detection means. The adding means adds the distortion amount calculated by the calculating means to the output of a quantizer of the delta-sigma modulating means.


Inventors:
MASUDA TOSHIHIKO
OGURI KAZUATSU
Application Number:
JP2001303545A
Publication Date:
April 11, 2003
Filing Date:
September 28, 2001
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
SONY CORP
International Classes:
G10L19/00; G10L21/034; H03F1/32; H03F3/217; H03M3/02; H03M5/08; (IPC1-7): H03F3/217; G10L19/00; G10L21/02; H03F1/32; H03M3/02; H03M5/08
Domestic Patent References:
JPH09214259A1997-08-15
JPH06152269A1994-05-31
Attorney, Agent or Firm:
Akira Koike (2 outside)



 
Previous Patent: FET AMPLIFIER CIRCUIT

Next Patent: AMPLIFICATION CIRCUIT