Title:
SILICON WAFER AND MANUFACTURING METHOD THEREFOR
Document Type and Number:
Japanese Patent JP2008205024
Kind Code:
A
Abstract:
To provide a silicon wafer that exhibits gettering effect, without generating slip dislocations.
A thermal treatment is performed. Consequently, a layer having zero light-scattering by a 90 light-scattering method after slicing a silicon single crystal ingot is formed in a region with the depth of 25 m or larger and smaller than 100 m from the surface of the wafer, and also a layer, where a light scattering defect density by the 90 light-scattering method is 1108/cm3 or larger, is formed, in a region at a depth of 100 m or larger from the surface of the wafer.
More Like This:
JPH02284427 | TREATMENT OF SEMICONDUCTOR SUBSTRATE |
JPS5345177 | PRODUCTION OF SEMICONDUCTOR DEVICE |
JPS516464 | HANDOTAISOCHINO HYOMENSHORIHOHO |
Inventors:
ONO TOSHIAKI
HORAI MASATAKA
HORAI MASATAKA
Application Number:
JP2007036630A
Publication Date:
September 04, 2008
Filing Date:
February 16, 2007
Export Citation:
Assignee:
SUMCO CORP
International Classes:
H01L21/322
Domestic Patent References:
JP2001189317A | 2001-07-10 | |||
JP2005159028A | 2005-06-16 | |||
JP2005086195A | 2005-03-31 | |||
JPH03155136A | 1991-07-03 | |||
JP2007305968A | 2007-11-22 | |||
JP2007036055A | 2007-02-08 | |||
JP2004259779A | 2004-09-16 | |||
JP2003533881A | 2003-11-11 |
Foreign References:
WO2004073057A1 | 2004-08-26 |
Attorney, Agent or Firm:
Eternal patent business corporation
Previous Patent: SOLID-STATE IMAGING APPARATUS
Next Patent: OPTICAL SEMICONDUCTOR ELEMENT AND ITS MANUFACTURING METHOD
Next Patent: OPTICAL SEMICONDUCTOR ELEMENT AND ITS MANUFACTURING METHOD