Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
SUBORDINATE SYNCHRONIZATION SYSTEM
Document Type and Number:
Japanese Patent JPH0537507
Kind Code:
A
Abstract:

PURPOSE: To reduce the network cost by devising the frequency precision of a subordinate station not to be limited by frequency accuracy of a station in the self-running state even when a station on a clock path is in the self- running state so as to realize a highly qualified synchronization network.

CONSTITUTION: An addition means 10 of a host station A on a clock path 1 of an active system adds clock path monitor information to a synchronization digital hierarchy multiplex signal and sends the result. A detection means 11, of a subordinate station C detects the clock monitor information added to the digital hierarchy multiplex signal from the host station A and a changeover means 12 is used to select the standby system clock path 2 based on the result of detection of the detection means 111.


Inventors:
YUASA HIDEJI
Application Number:
JP19214291A
Publication Date:
February 12, 1993
Filing Date:
July 31, 1991
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
NEC CORP
International Classes:
H04J3/00; H04J3/06; H04L1/22; H04L7/00; H04Q11/04; (IPC1-7): H04J3/00; H04J3/06; H04L1/22; H04L7/00; H04Q11/04
Attorney, Agent or Firm:
Naotaka Ide