Title:
SYNCHRONOUS READER
Document Type and Number:
Japanese Patent JPS5728449
Kind Code:
A
Abstract:
A data stream is received from a medium. This stream consists of synchronization words and data words. The synchronization words are either identical or one the inverse of the other when they are correctly received. Between two synchronization words a fixed number of n data words is present. The information received is always consecutively stored in a buffer memory. The buffer memory has connected to it a detection device for generating an instantaneous synchronization signal by way of a majority decision on at least three correctly received synchronization words. Preferably, the buffer memory is a shift register comprising a data output which is situated approximately 1/2n data words +1/2 synchronization word beyond the center of the shift register when n has an even value.
More Like This:
| JPH05199216 | FRAME SYNCHRONIZING DEVICE FOR COMMUNICATION TERMINAL |
| JPH04133536 | SYNCHRONOUS CIRCUIT |
| JPS5665319 | DATA PULSE SAMPLER |
Inventors:
MARINO HIYUSETSUPE KARATSUSO
YAKOBU HERITSUTO NEEBOERU
YAKOBU HERITSUTO NEEBOERU
Application Number:
JP9167781A
Publication Date:
February 16, 1982
Filing Date:
June 16, 1981
Export Citation:
Assignee:
PHILIPS NV
International Classes:
H04L7/08; H04J3/06; H04L7/04; (IPC1-7): H04L7/08
Domestic Patent References:
| JPS5131942A | 1976-03-18 |
Previous Patent: ゲームシステム、ゲームシステムの制御方法、アイテム管理装置、アイテ...
Next Patent: MONITORING CIRCUIT FOR TIME BETWEEN DIGITS
Next Patent: MONITORING CIRCUIT FOR TIME BETWEEN DIGITS