Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
【発明の名称】ピ-クチホ-ルドソウチ
Document Type and Number:
Japanese Patent JPS5952441
Kind Code:
B2
Abstract:
PURPOSE:The circuit which automatically controls the peak value of synchronizing video signal is so constructed that the voltage across the capacitor for holding the peak value of the circuit becomes more or less zero, theeby improving on the drop of holding characteristics due to the leak of the circuit.

Inventors:
OKUMURA MASAHIDE
Application Number:
JP13508875A
Publication Date:
December 19, 1984
Filing Date:
November 12, 1975
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
HITACHI LTD
International Classes:
G01R19/04; G01R31/302; G05B11/06; G05B21/02; H01J37/15; H01J37/22; H01J37/24; H01J37/28; (IPC1-7): G05B11/06; G05B21/02
Attorney, Agent or Firm:
Junnosuke Nakamura



 
Previous Patent: Display panel dosage child dot

Next Patent: JPS5952442