【発明の名称】分周回路 - 富士通株式会社

Title:

【発明の名称】分周回路

Document Type and Number:

Japanese Patent JP2997139

Kind Code:

B2

Abstract:

A first odd-number frequency divider for frequency-dividing and outputting an input signal of optional frequency includes a counter having cascade-connected n [n=1, 2, 3] elements of flip-flop circuits for receiving an input signal and outputting a 1/[2n+1] frequency-divided signal, a register having cascade-connected n [n=1, 2, 3] elements of flip-flop circuits for shifting the 1/[2n+1] frequency-divided signal successively synchronously with the input signal, a latch circuit for holding a register output signal of the [n-1]th flip-flop circuit of the register synchronously with an inverted signal of the input signal, and a logic circuit for receiving an inverted latch output signal outputted from the latch circuit and a register output signal of the nth flip-flop circuit and outputting the 1/[2n+1] frequency-divided signal. A second odd-number frequency divider for frequency-dividing and outputting an input signal of optional frequency includes a counter having cascade-connected m [m=3 to m] elements of flip-flop circuits for receiving an input signal and outputting a 1/[2m+1] frequency-divided signal, a register having cascade-connected [m+1] elements of flip-flop circuits for shifting the 1/[ 2m+1] frequency-divided signal successively synchronously with the input signal, a latch circuit for holding a register output signal of the mth flip-flop circuit synchronously with an inverted signal of the input signal, and a logic circuit for receiving an inverted latch output signal outputted from the latch circuit and a register output signal of the [m+1]th flip-flop circuit and outputting the 1/[2m+1] frequency-divided signal.

More Like This:

JP3846765	PROGRAMMABLE DELAY LINE
WO/2005/034133	METHOD AND APPARATUS FOR IMPLICIT DRAM PRECHARGE
JP2000011647	METHOD FOR ACTIVATING DATA BUS AMPLIFIER IN SEMICONDUCTOR MEMORY, AND SEMICONDUCTOR MEMORY

Inventors:

Fusao Seki
Masato Abe

Application Number:

JP32437392A

Publication Date:

January 11, 2000

Filing Date:

December 03, 1992

Export Citation:

Click for automatic bibliography generation Help

Assignee:

富士通株式会社

International Classes:

G11C11/4076; H03K5/13; H03K5/131; H03K21/10; H03K23/00; H03K23/48; H03K23/70; (IPC1-7): H03K23/00; H03K5/13; H03K23/48

Domestic Patent References:

JP5167052A
JP57199337A
JP62227220A
JP6376617A
JP6379420A
JP6379421A
JP63227119A
JP6293834U

Attorney, Agent or Firm:

Keizo Okamoto

Previous Patent: コードレスシステム

Next Patent: 光起電力装置の製造方法及び製造装置