Title:
【発明の名称】高速記憶装置の書込制御回路
Document Type and Number:
Japanese Patent JP2701030
Kind Code:
B2
Abstract:
A built-in write control circuit of an IC memory receives first and second write enable signals that each have a duration equal to two operation cycles, the phase difference between these signals being equal to any odd number of operation cycles. The first and second write enable signals are converted into first and second write mode signals, respectively, each having a duration equal to one operation cycle, with the second write mode signal having a phase difference relative to the first write mode signal equal to the phase difference between the first and second write enable signals. A write pulse generator is included which receives a train of clock pulses having an interval equal to one operation cycle, and generates a train of write pulses in synchronism with the clock pulses. These write pulses are gated by each of the first and second write mode signals, and the resulting gated write signal is applied to sense amplifiers to control writing data into a memory array.
More Like This:
Inventors:
Kashiwayama Masamori
Application Number:
JP25376987A
Publication Date:
January 21, 1998
Filing Date:
October 09, 1987
Export Citation:
Assignee:
株式会社日立製作所
International Classes:
G11C7/00; G11C7/22; (IPC1-7): G11C7/00
Domestic Patent References:
| JP60103576A | ||||
| JP603999U |
Attorney, Agent or Firm:
Mamoru Nohagi (1 person outside)