PURPOSE: To detect margins of a logical circuit, memory, etc., by providing plural clock supplying circuits, and supplying a marginless clock during a diagnosis.
CONSTITUTION: When an electric power is turned on, a processor 7 reads a power-on diagnostic program out of a control storage CS5 and starts executing it. A switching control circuit 8 selects a marginless clock signal supplying circuit 1 through a switching circuit 4 to supply the clock signal to a processor 7, CS5, RAM6, circuit 9 to be controlled, and the circuit 8. Consequently, when the execution of the diagnostic program is completed normally, the processor 7 sends a request to select a next clock signal to the circuit 8. The circuit 8 selects a marginless clock signal supplying circuit 2 and the diagnostic program is executed similarly. When the execution is completed normally, a diagnosis end signal is sent to the circuit 8. The circuit 8 selects a clock generating circuit 3 for normal operation and sends the signal as mentioned above to send a reset signal to the processor 7, making a return to the normal operation.
Next Patent: ALTERNATION CONTROL SYSTEM OF HISTORY STORAGE DEVICE