PURPOSE: To make the operation speed higher and to reduce the power consumption by constituting a CMOS inverter of a P type MOS transistor Tr and an N type MOSTR to use this inverter as a bootstrap type.
CONSTITUTION: The first ∼ the third inverter circuits are constituted of N type MOSTRs 2, 4, and 6 as load elements and P type MOSTRs 1, 3, and 5 as driving elements. A prescribed input pulse in is inputted to the first and the second inverter circuits, and the first inverter circuit is allowed to fall after the fall of the output of the second inverter circuit. The output of the first inverter is applied to the gate of the TR5 of the third inverter. The output of the second inverter is applied to the gate of the TR6 of the third inverter through an earth potential and a P type MOSTR8. Thus, inverters are used as a bootstrap type to make the operation high-speed and to reduce the power consumption.
ICHINOMIYA MASANORI
JPS56153836A | 1981-11-28 | |||
JPS51131255A | 1976-11-15 | |||
JPS5334701A | 1978-03-31 | |||
JPS5086967A | 1975-07-12 |
Next Patent: ANALOG-DIGITAL CONVERTING DEVICE