PURPOSE: To reduce power consumption through simple constitution by driving the current source of a buffer circuit only at the timing of plural sampling pulses.
CONSTITUTION: Depletion type FETs 111 and 131 are used and a sampling pulse is supplied to the gate of an enhancement type FET141. Further, a depletion type FET151 is used and a sampling pulse SP' is supplied to the gate of an enhancement type FET191 provided in parallel to the FET141. Other stages are constituted similarly. Then, the FETs 141 and 191 are off while no sampling pulse is supplied, and no current flows. When a sampling pulse is supplied, the FETs 111, 131, and 151 transfer a display signal efficiently and the FETs 141 and 191 operate in a saturation area and serves as constant current sources. Consequently, the current value in sampling is equalized to that in reading operation and the pulses SP' and SP are used as they are.
WO/2008/064466 | NON-VOLATILE MEMORY SERIAL CORE ARCHITECTURE |
JPH0382225 | SIGNAL CONVERSION CIRCUIT |
JP2001069181 | DIGITAL DATA TRANSMITTING METHOD AND DEVICE TO CARRY OUT THE SAME |
HAYASHI YUUJI