Title:
VERIFICATION SYSTEM AND VERIFICATION METHOD
Document Type and Number:
Japanese Patent JP2023106297
Kind Code:
A
Abstract:
To provide an environment allowing an operator to easily verify a control device for controlling a control object.SOLUTION: A verification system includes a simulator for simulating an operation state of a control object, and a dummy device in response to a first signal provided from a control device capable of controlling the control object, generating, instead of the simulator or the control device, a second signal relating to the control object and providing the generated second signal to the control device or the simulator. The simulator generates a third signal representing the simulated operation state of the control object based on the second signal provided from the dummy device.SELECTED DRAWING: Figure 3
Inventors:
SATO RURIKO
ATSUZAWA SHINJI
OHATA OSAMU
KOSEKI SHINGO
MATSUMOTO TADASHI
ATSUZAWA SHINJI
OHATA OSAMU
KOSEKI SHINGO
MATSUMOTO TADASHI
Application Number:
JP2022192925A
Publication Date:
August 01, 2023
Filing Date:
December 01, 2022
Export Citation:
Assignee:
TDK CORP
International Classes:
G05B23/02
Attorney, Agent or Firm:
Maeda Suzuki International Patent Attorneys Corporation
Previous Patent: coil parts
Next Patent: A semiconductor device that generates a reference current or reference voltage even when temperature...
Next Patent: A semiconductor device that generates a reference current or reference voltage even when temperature...