Title:
アドレス発生器を含んだインターリーブ/ディインターリーブを行う装置、その方法及びそれを利用したチャネル符号化システム
Document Type and Number:
Japanese Patent JP4728500
Kind Code:
B2
Abstract:
An interleaving/deinterleaving processing method, a channel encoding system using it and a computer readable recording media for realizing it is provided. The interleaver includes: an interleaving storing unit for storing data sequence; the writing address generating unit for obtaining inter-location offset of a memory on which symbols are to be written in order to perform a writing operation and for generating a writing address to be practically written on, data and a memory control signal; an address offset generating unit for receiving a middle value (MID_OFF) and a start signal from the writing address generating unit, the middle value and the start signal being used for obtaining an offset between an inter-location offset of the memory; a reading address generating unit for generating increasing the address offset generating unit originated signal to as much as a symbol's memory inter-location offset; the first and the second selecting unit for selecting appropriate signal between a control signal and address in the writing address generating unit and the reading address generating unit transferred writing operation needed reading operation, and in a real interleaving operation needed reading operation; and a third selecting unit for selecting appropriate symbol in the memory output signals and performed from the reading address generating unit transferred interleaving.
More Like This:
| JPS54154911 | DATA TRANSMISSION SYSTEM |
| JP6279620 | Storage device |
| JPS6052509 | [Title of the Invention] A digital-signal-transmission method |
Inventors:
Park Hyung Il
Oix
Kim Kyung Soo
Oix
Kim Kyung Soo
Application Number:
JP2001110088A
Publication Date:
July 20, 2011
Filing Date:
April 09, 2001
Export Citation:
Assignee:
Electronics and Telecommunications Research Institute
International Classes:
G06F11/10; H03M13/27; H04B14/04; H04J13/00
Domestic Patent References:
| JP2000138596A | ||||
| JP10013252A | ||||
| JP2001267934A | ||||
| JP2001177418A |
Foreign References:
| WO2001005040A1 | ||||
| WO2002021715A1 |
Other References:
NTT DoCoMo,Modified Multistage InterLeaver (MIL) for Channel Interleaving,TSG-RAN Working Group1 meeting #5 TSGR1#5(99)662,1999年 6月 1日,pp.1-4
Attorney, Agent or Firm:
Yoshikazu Tani
Kazuo Abe
Kazuo Abe