Title:
分周器ユニットの同期化のための方法及び装置
Document Type and Number:
Japanese Patent JP5571068
Kind Code:
B2
Abstract:
A method an apparatus for synchronizing phases of one or more divider units comprise powering on a master divider unit to provide a reference signal. A phase of a slave divider unit is synchronized to the reference signal from the master divider unit by providing a power on pulse at the slave divider unit, synchronizing the phase of the slave divider unit to the reference signal using a digitally controlled oscillator, and powering on the slave divider unit after a first predetermined delay period following a rising edge of the power on pulse. By synchronizing a slave divider unit to the reference signal from the master divider unit, any number of slave divider units may be powered on and in-phase with each other.
Inventors:
Sun, Vo
アニルッドハン, Sanka Laon
スリダラ, スリラムゴパル
アニルッドハン, Sanka Laon
スリダラ, スリラムゴパル
Application Number:
JP2011507613A
Publication Date:
August 13, 2014
Filing Date:
April 29, 2009
Export Citation:
Assignee:
クゥアルコム, Incorporated QUALCOMM INCORPORATED
International Classes:
G06F1/08; H03K5/00; H03K17/22; H03K17/28; H03K21/38
Attorney, Agent or Firm:
Masatoshi Kurata
Kono 哲
Makoto Nakamura
Toshihiro Fukuhara
Peak Takashi
Toshiro Shirane
Sadao Muramatsu
Nobuhisa Nogawa
Yukinaga Yasujiro
Naoki Kono
Sunagawa 克
Hiroshi Katsumura
Tatsushi Sato
Okada Kishi
Mihoko Horiuchi
Masanori Takeuchi
Ichihara Takuzo
Hajime Yamashita
Kono 哲
Makoto Nakamura
Toshihiro Fukuhara
Peak Takashi
Toshiro Shirane
Sadao Muramatsu
Nobuhisa Nogawa
Yukinaga Yasujiro
Naoki Kono
Sunagawa 克
Hiroshi Katsumura
Tatsushi Sato
Okada Kishi
Mihoko Horiuchi
Masanori Takeuchi
Ichihara Takuzo
Hajime Yamashita
Previous Patent: 上りリンクのＶ−ＭＩＭＯ候補リストを生成する方法及び装置
Next Patent: SOS MOS TRANSISTOR AND ITS MANUFACTURING PROCESS
Next Patent: SOS MOS TRANSISTOR AND ITS MANUFACTURING PROCESS