Title:
ARRAY SUBSTRATE AND PREPARATION METHOD THEREFOR, AND DISPLAY APPARATUS
Document Type and Number:
WIPO Patent Application WO/2024/021466
Kind Code:
A1
Abstract:
The present application relates to an array substrate and a preparation method therefor, and a display apparatus. The array substrate (1) comprises a base substrate (10), and a cushioning layer (12), a semiconductor layer (13), a gate insulating layer (14), a gate layer (15) and a passivation layer (16) which are sequentially formed on the base substrate (10). The array substrate (1) further comprises: a modulation layer (11) comprising a source (S) and a drain (D) distributed at an interval. The semiconductor layer (13) comprises a first conductive region (131), a channel region (130) and a second conductive region (132), and the channel region (130) is located between the first conductive region (131) and the second conductive region (132); the first conductive region (131) is electrically connected to the source (S) by means of a first via hole (H1) formed in the cushioning layer (12), and the second conductive region (132) is electrically connected to the drain (D) by means of a second via hole (H2) formed in the cushioning layer (12); the gate insulating layer (14) is located on the channel region (130), and the gate layer (15) is located on the gate insulating layer (14); and the passivation layer (16) is located on the gate layer (15), the first conductive region (131), the second conductive region (132), and the cushioning layer (12). The array substrate can reduce coupling capacitance between a gate and the source and coupling capacitance between the gate and the drain, and improve the flatness of an electrode layer.
Inventors:
YUAN XIN (CN)
ZHOU FANCY (CN)
YUAN HAIJIANG (CN)
ZHOU FANCY (CN)
YUAN HAIJIANG (CN)
Application Number:
PCT/CN2022/141356
Publication Date:
February 01, 2024
Filing Date:
December 23, 2022
Export Citation:
Assignee:
HKC CORP LTD (CN)
International Classes:
H10K59/00
Foreign References:
| CN115377117A | 2022-11-22 | |||
| CN113345837A | 2021-09-03 | |||
| CN111446295A | 2020-07-24 | |||
| CN107424935A | 2017-12-01 | |||
| CN113629072A | 2021-11-09 | |||
| US20170090229A1 | 2017-03-30 |
Attorney, Agent or Firm:
BEIJING HARTEND INTELLECTUAL PROPERTY AGENCY CO., LTD. (CN)
Download PDF:
Previous Patent: PIXEL DRIVING CIRCUIT AND DISPLAY PANEL
Next Patent: CLUSTER RESOURCE PLANNING METHOD, DEVICE, APPARATUS, AND MEDIUM
Next Patent: CLUSTER RESOURCE PLANNING METHOD, DEVICE, APPARATUS, AND MEDIUM