DATA COMMUNICATION SYSTEM, DATA SENDING APPARATUS, DATA SENDING METHOD, DATA RECEIVING APPARATUS, AND DATA RECEIVING METHOD

Title:

DATA COMMUNICATION SYSTEM, DATA SENDING APPARATUS, DATA SENDING METHOD, DATA RECEIVING APPARATUS, AND DATA RECEIVING METHOD

Document Type and Number:

WIPO Patent Application WO/2008/029710

Kind Code:

A1

Abstract:

A probe sending section (216) of a packet receiving terminal (210) sends out probe packets to a second radio channel (320) at a regular interval. A probe analyzing section (117) of a packet sending terminal (110) detects a burst loss, if any, from the received states of the probe packets. When a burst loss is detected, a prediction resending control unit (118) predicts that a data packet sent out during the period of the detected burst loss out of data packets sent out from a priority processing sending buffer (115) to a first radio channel (310) is the one lost on the receiving end and reads the data packet from a resending buffer (114) to send it to the priority processing sending buffer (115). In a radio environment, a real-time property can be secured while overcoming the packet loss.

More Like This:

JP2005503692	Devices and methods for sending and receiving data using partial chase synthesis
WO/2001/020854	A METHOD FOR AUTOMATICALLY TRANSMITTING AN ACKNOWLEDGE FRAME IN CANOPEN AND OTHER CAN APPLICATION LAYER PROTOCOLS
WO/2002/030067	PACKET RETRANSMISSION SYSTEM, PACKET TRANSMISSION DEVICE, PACKET RECEPTION DEVICE, PACKET RETRANSMISSION METHOD, PACKET TRANSMISSION METHOD AND PACKET RECEPTION METHOD

Inventors:

ITAKURA EISABURO (JP)
SUNAHARA SEI (JP)
TAKAHASHI YUTAKA (JP)
KASAHARA SHOJI (JP)
MASUYAMA HIROYUKI (JP)
UCHIDA YUSUKE (JP)

Application Number:

PCT/JP2007/066917

Publication Date:

March 13, 2008

Filing Date:

August 30, 2007

Export Citation:

Click for automatic bibliography generation Help

Assignee:

SONY CORP (JP)
UNIV KYOTO (JP)
ITAKURA EISABURO (JP)
SUNAHARA SEI (JP)
TAKAHASHI YUTAKA (JP)
KASAHARA SHOJI (JP)
MASUYAMA HIROYUKI (JP)
UCHIDA YUSUKE (JP)

International Classes:

H04L1/16; H04L1/00; H04L29/02; H04L29/06; H04L29/08; H04W24/06; H04W28/00; H04W28/04

Foreign References:

JPH06104923A	1994-04-15
JP2003179580A	2003-06-27
JP2003152752A	2003-05-23
JP2003258777A	2003-09-12

Other References:

See also references of EP 2061174A4
HIROYUKI TANAKA; YUTAKA TAKAHASHI: "Modeling and Performance Analysis of Real-Time Hybrid FEC/ARQ", IEICE TECHNICAL, June 2004 (2004-06-01), pages 13 - 18

Attorney, Agent or Firm:

KOIKE, Akira et al. (Yamato Seimei Bldg.1-7, Uchisaiwai-cho 1-chom, Chiyoda-ku Tokyo 11, JP)

Download PDF:

View/Download PDF PDF Help

Previous Patent: DISPLAY FILTER AND ITS MANUFACTURING METHOD, AND DISPLAY MANUFACTURING METHOD

Next Patent: SEQUENCE-LINKED INVERTER DEVICE