Title:
DATA RECEPTION DEVICE BASED ON LOW-POWER DIGITAL DELAY-LOCKED LOOP HAVING SKEW CORRECTION FUNCTION
Document Type and Number:
WIPO Patent Application WO/2023/146051
Kind Code:
A1
Abstract:
A data reception device may comprise: a reference clock generating unit including a first DCDL, a phase detection circuit, and a digital loop filter, and receiving an input of an input clock signal (CK0) and outputting the input clock signal and a first phase clock signal (CK90) having a phase difference of 90 degrees from the input clock signal; and a data sampling unit including a second DCDL that receives a data signal (DI), the input clock signal, and the first phase clock signal and delays the data signal, and sampling and outputting a data value of the data signal at the edge of the input clock signal, thereby remarkably reducing the amount of power consumption used for skew correction.
Inventors:
LEE BONG-JOON (KR)
KO JAE-GAN (KR)
KO JAE-GAN (KR)
Application Number:
PCT/KR2022/012637
Publication Date:
August 03, 2023
Filing Date:
August 24, 2022
Export Citation:
Assignee:
RAMSCHIP INC (KR)
International Classes:
H03L7/081; H03K5/135; H03L7/091; H04L7/00
Domestic Patent References:
| WO2008032701A1 | 2008-03-20 |
Foreign References:
| KR20170040732A | 2017-04-13 | |||
| KR20160017254A | 2016-02-16 | |||
| KR101591679B1 | 2016-02-05 | |||
| US20130249612A1 | 2013-09-26 |
Attorney, Agent or Firm:
EO PATENT LAW FIRM (KR)
Download PDF: