Title:
DATA TRANSMISSION METHOD, DATA TRANSMISSION CIRCUIT, OUTPUT CIRCUIT, INPUT CIRCUIT, SEMICONDUCTOR DEVICE, AND ELECTRONIC DEVICE
Document Type and Number:
WIPO Patent Application WO/2005/006552
Kind Code:
A1
Abstract:
A data transmission circuit includes a voltage/current conversion circuit for converting first binary voltage data of n bits (n is an integer not smaller than 2) into multinary current data of 2n value and outputting it to a single data transmission line. A current comparison circuit converts the multinary current data on the data transmission line into binary current data of (2n - 1) bits. A current/voltage conversion circuit converts the binary current data of (2n - 1) bits into second binary voltage data of (2n - 1) bits. A counting circuit restores the first binary voltage data of the n bits from the second binary voltage data of the (2n - 1) bits.
Inventors:
INOUE TOSHIAKI (JP)
Application Number:
PCT/JP2004/009718
Publication Date:
January 20, 2005
Filing Date:
July 08, 2004
Export Citation:
Assignee:
NEC PLASMA DISPLAY CORP (JP)
INOUE TOSHIAKI (JP)
INOUE TOSHIAKI (JP)
International Classes:
H03K17/16; H03K17/30; H03M1/36; H03M1/74; H03M5/20; H04L25/02; H04L25/49; (IPC1-7): H03K17/16; H03K17/30; H04L25/02; H04L25/49; H03M5/20; H03M1/36; H03M1/74
Foreign References:
| JP2001156621A | 2001-06-08 | |||
| JPH0563574A | 1993-03-12 | |||
| JPH03216023A | 1991-09-24 |
Other References:
See also references of EP 1646149A4
Attorney, Agent or Firm:
Fujimura, Motohiko (Togeki Bldg. 1-1, Tsukiji, 4-chom, Chuo-ku Tokyo, JP)
Download PDF:
Previous Patent: SELF-ALIGNING DATA PATH CONVERTER FOR MULTIPLE CLOCK SYSTEMS
Next Patent: INHIBITABLE DIODE SWITCH
Next Patent: INHIBITABLE DIODE SWITCH