Title:
DIFFERENTIAL AMPLIFICATION CIRCUIT
Document Type and Number:
WIPO Patent Application WO/2022/172404
Kind Code:
A1
Abstract:
This differential amplification circuit comprises: an amplification unit (5) that includes a differential pair of transistors (Q1, Q2) to which differential signals (VIN) are inputted; and a tail current circuit that is constituted by a short stub (S1) provided between the grounding terminal of the amplification unit (5) and the ground.
More Like This:
| JP2014078804 | SEMICONDUCTOR DEVICE |
| JPH098570 | CMOS OPERATIONAL AMPLIFIER |
Inventors:
HAMADA HIROSHI (JP)
NOSAKA HIDEYUKI (JP)
NOSAKA HIDEYUKI (JP)
Application Number:
PCT/JP2021/005282
Publication Date:
August 18, 2022
Filing Date:
February 12, 2021
Export Citation:
Assignee:
NIPPON TELEGRAPH & TELEPHONE (JP)
International Classes:
H03F3/45
Foreign References:
| US20180294784A1 | 2018-10-11 | |||
| JP2019165287A | 2019-09-26 |
Attorney, Agent or Firm:
YAMAKAWA, Shigeki et al. (JP)
Download PDF:
Previous Patent: PLAYBACK SIMULATION TEST SYSTEM
Next Patent: FLOODING PREDICTION DEVICE, FLOODING PREDICTION SYSTEM, AND FLOODING PREDICTION METHOD
Next Patent: FLOODING PREDICTION DEVICE, FLOODING PREDICTION SYSTEM, AND FLOODING PREDICTION METHOD