Title:
DRIVING METHOD FOR PLASMA DISPLAY PANEL, AND PLASMA DISPLAY DEVICE
Document Type and Number:
WIPO Patent Application WO/2010/146861
Kind Code:
A1
Abstract:
Provided is a driving method for a plasma display panel that prevents the necessary scanning pulse voltage (amplitude) from increasing, and generates stable writing discharges, to achieve high image-displaying quality. In order to achieve this, the image displaying area of the plasma display panel is divided into multiple areas, and partial turn-on-rates for each of the areas are detected, and the partial turn-on-rate of the current subfield is made to be a first partial turn-on-rate; and a partial turn-on-rate that was used in the comparison of the high-low of partial turn-on-rates, in the same subfield as the current subfield in the field just before the field to which the current subfield belongs, is made to be a second partial turn-on-rate. Then, an absolute value of the difference between the first partial turn-on-rate and the second partial turn-on-rate is calculated for each of the areas; and in areas where that value becomes equal to or more than a turn-on-rate threshold value, the first partial turn-on-rate will be used in the comparison of the high-low of partial turn-on-rates to be conducted in the current subfield; and in areas where that value becomes less than the turn-on-rate threshold value, the second partial turn-on-rate will be used in the comparison of the high-low of partial turn-on-rates to be conducted in the current subfield.
Inventors:
SHOJI HIDEHIKO
ORIGUCHI TAKAHIKO
TOMIOKA NAOYUKI
ORIGUCHI TAKAHIKO
TOMIOKA NAOYUKI
Application Number:
PCT/JP2010/004030
Publication Date:
December 23, 2010
Filing Date:
June 17, 2010
Export Citation:
Assignee:
PANASONIC CORP (JP)
SHOJI HIDEHIKO
ORIGUCHI TAKAHIKO
TOMIOKA NAOYUKI
SHOJI HIDEHIKO
ORIGUCHI TAKAHIKO
TOMIOKA NAOYUKI
International Classes:
G09G3/20; G09G3/28; G09G3/288; G09G3/291; G09G3/293; G09G3/296; G09G3/298
Domestic Patent References:
| WO2009066423A1 | 2009-05-28 | |||
| WO2007099600A1 | 2007-09-07 |
Foreign References:
| JP2000163001A | 2000-06-16 | |||
| JP2002304152A | 2002-10-18 | |||
| JPH11282398A | 1999-10-15 | |||
| JP2000066638A | 2000-03-03 |
Other References:
See also references of EP 2413308A4
Attorney, Agent or Firm:
NAITO, Hiroki et al. (JP)
Hiroki Naito (JP)
Hiroki Naito (JP)
Download PDF:
Previous Patent: METHOD FOR PRODUCING RESIN MOLDED ELECTRONIC COMPONENT
Next Patent: IMAGE PROCESSING DEVICE AND IMAGE PROCESSING METHOD
Next Patent: IMAGE PROCESSING DEVICE AND IMAGE PROCESSING METHOD